Suzhou Electric Appliance Research Institute
期刊號(hào): CN32-1800/TM| ISSN1007-3175

Article retrieval

文章檢索

首頁(yè) >> 文章檢索 >> 文章瀏覽排名

DIPR-PLL在復(fù)雜電網(wǎng)故障下的性能分析

來(lái)源:電工電氣發(fā)布時(shí)間:2021-12-16 10:16 瀏覽次數(shù):438

DIPR-PLL在復(fù)雜電網(wǎng)故障下的性能分析

王藝博
(西交利物浦大學(xué) 智能工程學(xué)院,江蘇 蘇州 215123)
 
    摘 要:為了解決雙二階廣義積分鎖相環(huán)在電網(wǎng)故障工況下不能精準(zhǔn)鎖相的問(wèn)題,以比例諧振控制器環(huán)節(jié)為基礎(chǔ),提出了一種基于改進(jìn)式比例諧振控制器的正交發(fā)生器。在頻域下分析可得,雙二階廣義積分鎖相環(huán)呈現(xiàn)低通特性,即對(duì)于高次諧波具有一定的抑制作用,但是難以濾除直流分量;而雙改進(jìn)式比例諧振鎖相環(huán)呈現(xiàn)帶通特性,對(duì)某一頻率下的信號(hào)具有較大的增益作用,對(duì)高頻諧波、直流分量能夠有效抑制,因此改進(jìn)式比例諧振鎖相環(huán)能夠在電網(wǎng)故障情況下準(zhǔn)確提取基波正序相位信息,提高逆變環(huán)節(jié)的功率因數(shù)。通過(guò)實(shí)驗(yàn)表明,當(dāng)電網(wǎng)電壓跌落、相位突變、波形畸變和含直流分量時(shí),相較于雙二階廣義積分鎖相環(huán)而言,雙改進(jìn)式比例諧振鎖相環(huán)鎖相精度更高,且對(duì)于非基波分量的抑制能力更強(qiáng),有效增強(qiáng)了系統(tǒng)的魯棒性。
    關(guān)鍵詞:鎖相環(huán);正交發(fā)生器;雙二階廣義積分;比例諧振控制器;諧波
    中圖分類號(hào):TM711     文獻(xiàn)標(biāo)識(shí)碼:A     文章編號(hào):1007-3175(2021)12-0016-05
 
Performance Analysis of DIPR-PLL Under Complex Power Grid Faults
 
WANG Yi-bo
(School of Advance Technology, Xi’an Jiaotong-Liverpool University, Suzhou 215123, China)
 
    Abstract: This paper proposed a quadrature generator based on the theory of the improved proportional resonance controller. It could solve the problem that the dual second-order generalized integral phase-locked loop cannot be accurately phase-locked under grid fault conditions.The analysis in the frequency domain showed that the double second-order generalized integral phase-locked loop presented a low-pass characteristic, which meant it could suppress the effect on the higher harmonics. But it is hard to eliminate the DC component.He double improved proportional resonant phase-locked loop presented band-pass characteristic, which had a large gain effect on the signal at a specially appointed frequency, effectively suppressed the high-frequency harmonics and the DC component. Therefore, the improved proportional resonant phase-locked loop can collect accurate fundamental positive sequence phase information and promote the power factor of the invert-loop.The experimental result shows that in different situations, such as grid voltage sag, phase mutation, waveform distortion, and DC component, the dual improved proportional resonant phase-locked loop has higher phase-locking accuracy than the dual second-order generalized integral phase-locking loop. Moreover, the dual improved proportional resonant phase-locked loop has better suppression capability for non-basic components, and it could effectively enhance the robustness of the system.
    Key words: phase-locking loop; quadrature generator; dual second-order generalized integral; proportional resonance controller; harmonic
 
參考文獻(xiàn)
[1] 岑揚(yáng),黃萌,査曉明. 電網(wǎng)電壓不平衡跌落下同步參考坐標(biāo)系鎖相環(huán)瞬態(tài)響應(yīng)分析[J] . 電工技術(shù)學(xué)報(bào),2016,31(S2) :28-38.
[2] 靖冠軍. 不平衡和畸變電網(wǎng)下三相鎖相環(huán)研究[D].天津:天津理工大學(xué),2017.
[3] 劉鋒. 電網(wǎng)不平衡下三相鎖相環(huán)研究[D] . 成都:電子科技大學(xué),2013.
[4] 曾正,邵偉華,劉清陽(yáng),馬青,冉立. 并網(wǎng)逆變器數(shù)字鎖相環(huán)的數(shù)學(xué)物理本質(zhì)分析[J] . 電工技術(shù)學(xué)報(bào),2018,33(4) :808-816.
[5] 唐愛(ài)博,王安娜,宋崇輝. 基于改進(jìn) SOGI-PLL 電網(wǎng)基波正序分量同步方法[J] . 控制工程,2021,28(6) : 1136-1142.
[6] 陳四雄,易龍強(qiáng),黃文俊,林偉民. 基于構(gòu)造非正交向量的單相鎖相技術(shù)研究[J] . 電工技術(shù)學(xué)報(bào),2019,34(2) :398-408.
[7] 張純江,趙曉君,郭忠南,于安博. 二階廣義積分器的三種改進(jìn)結(jié)構(gòu)及其鎖相環(huán)應(yīng)用對(duì)比分析[J] .電工技術(shù)學(xué)報(bào),2017,32(22) :42-49.
[8] 魏藝涵,羅響,朱莉,趙繼敏. 基于比例諧振控制器的高凸極率永磁同步電機(jī)電流諧波抑制策略研究[J] . 中國(guó)電機(jī)工程學(xué)報(bào),2021,41(7) :2526-2537.
[9] 鞏冰,王科俊,馬曉偉.DSOGI-PLL 算法在不平衡和畸變電網(wǎng)電壓監(jiān)測(cè)中的應(yīng)用[J] . 傳感器與微系統(tǒng),2015,34(1) :154-156.
[10] 郭磊,王丹,刁亮,姜岳,馮海江. 針對(duì)電網(wǎng)不平衡與諧波的鎖相環(huán)改進(jìn)設(shè)計(jì)[J] . 電工技術(shù)學(xué)報(bào),2018,33(6) :1390-1399.
[11] 張蕾. 一種適用于諧波電網(wǎng)環(huán)境的新型鎖相環(huán)技術(shù)[J]. 電氣技術(shù),2021,22(8) :25-28.
[12] 鄭詩(shī)程,馬建,李浩,李壯壯,郎佳紅. 電網(wǎng)嚴(yán)重畸變情況下的鎖相策略研究[J] . 電力系統(tǒng)及其自動(dòng)化學(xué)報(bào),2021,33(3) :59-66.
[13] 回楠木,王大志,李云路. 基于復(fù)變陷波器的并網(wǎng)鎖相環(huán)直流偏移消除方法[J] . 電工技術(shù)學(xué)報(bào),2018,33(24) :5897-5906.
[14] SMADI Issam A, FAWAZ Bayan Bany.Phase-locked loop with DC offset removal for single-phase grid-connected converters[J].Electric Power Systems Research,2021,194(12) :106980-106994.
[15] HWANG Seon-Hwan, LIU Liming, LI Hui, KIM Jang-Mok.DC Offset Error Compensation for Synchronous Reference Frame PLL in Single-Phase Grid-Connected Converters[J].IEEE Transactions on Power Electronics,2012,27(8) :3467-3471.